| |
 |
JEDEC Standard 200-pin Small Outline Dual In-Line Memory Module |
| |
|
64Mx64 DDR2 Unbuffered DIMM based on 64Mx8, 32Mx16 DDR2 SDRAM
|
| |
|
Performance: PC2-4200 |
| |
|
DIMM CAS Latency: * 4 |
| |
|
CK Clock Frequency: 266 MHz |
| |
|
CK Clock Cycle: 3.7 ns
|
| |
|
DQ DQ Burst Frequency: 533 MHz
|
| |
|
Intended for: 266MHz applications |
| |
|
Inputs and outputs are SSTL-18 compatible |
| |
|
VDD = VDDQ = 1.8Volt ± 0.1 |
| |
|
SDRAM have 4 internal banks for concurrent operation |
| |
|
Differential clock inputs |
| |
|
Data is read or written on both clock edges |
| |
|
Bi-directional data strobe with one clock cycle preamble and one-half clock post-amble |
| |
|
Address and control signals are fully synchronous to positive clock edge |
| |
|
Programmable Operation: |
| |
|
Device CAS Latency: 3, 4, 5 |
| |
|
Burst Type: Sequential or Interleave |
| |
|
Burst Length: 4, 8 |
| |
|
Operation: Burst Read and Write |
| |
|
Auto Refresh (CBR) and Self Refresh Modes |
| |
|
Automatic and controlled precharge commands |
| |
|
Serial Presence Detect |
| |
|
SDRAMs in FBGA Package |
| |
|
RoHs compliance |
